PATENT ABSTRACTS OF JAPAN

(11)Publication number:

11-220393

(43)Date of publication of application: 10.08.1999

(51)Int.CI.

H03M 1/12 G05F 3/24 H01L 21/8238 H01L 27/092

(21)Application number: 10-017404

(71)Applicant:

FUJITSU LTD

(22)Date of filing:

29.01.1998

(72)Inventor:


NUNOKAWA HIDEO

(54) SEMICONDUCTOR DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a semiconductor device having an A/D converter capable of operating with a lower power consumption.

SOLUTION: This semiconductor device has an A/D converter including a sample—and—hold circuit 10A and a gate boosting circuit 18A which boosts the gate voltage of an analog switch 10a included in the sample holding circuit 10A. The gate boosting circuit 18A has a boosting part 11 which boosts a sampling clock pulse controlling the analog switch 10a, a clamp circuit 13 which supplies a current to the ground to prevent the sampling clock pulse from being boosted above a specific value, and a differentiating circuit 17 which operates the clamp part 13 only the moment the sampling clock pulse goes up to a high level.



LEGAL STATUS

[Date of request for examination]

19.08.2002

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office